Question Details

No question body available.

Tags

fpga uart lattice

Answers (1)

July 1, 2026 Score: 2 Rep: 496,004 Quality: Medium Completeness: 80%

It would appear that the output pin is going high impedance on the bit transitions.

This doesn't seem reasonable to me. Here:

part of picture where input is held low

...you're holding the input low (no transitions) but you're still getting glitching not only at the transitions, but at regular intervals in between. It looks like every time you execute the: o_tx