Hi! me and my friends together built an 8 bit CPU implemented in Logisim purely from scratch. The control unit of this system does not implement the generic microcode ROM or any kind of RAM. This was made purely from discrete logic gates and coded the system to run different programs.key features:
Custom 16-instruction Harvard ISA, 8-bit fixed
format, 4 general purpose registersHardwired control unit built entirely from AND/OR gate logic matrixDual-phase clocking to eliminate race conditionsBootstrap Control Unit that cold-boots via ROM-to-RAM transfer
Early-exit conditional branching that saves upto 25% cycles when conditions aren't metFull design specification document with version controlSince this was our first time doing such teamwork and a new thing we used RISC based system that fetches an 8-bit instruction from Instruction memory 4 bits of which translate to an instruction the last two bits are for source and destination registers.
There are a total of 4 registers in the system with two memory units namely Data SRAM and I SRAM, the system follows a Harvard architecture.There are design discrepancies too since it was our first time designing such a system and on top of that completely hardwired too.To solve the problem of cold booting a bootloader is present too that copies the contents of a temporary ROM into instruction RAM and then hands over the reins to the CPU.We also implemented conditional branching as well as early exit branching too that only checks for zero or carry flag and branches without wasting cycles, if the conditions are not met the Program counter increments.Moreover we also created a complete documentation with version control describing each necessary part assuming prior knowledge.Please take a look at it at https://github.com/c0rRupT9/STEPLA-1For future development I want to implement a RISC CPU using FPGA's and connect it to an actual DRAM. We are also selling the full spec document and Logisim files for $5 to fund our passion
https://tcfdiq.gumroad.com/l/zyyux
Thankyou!
Show HN: We built an 8-bit CPU as 2nd year EE students
A student project demonstrating fundamental computer architecture principles, with a custom ISA and hardwired control unit.
View Origin LinkProduct Positioning & Context
AI Executive Synthesis
A student project demonstrating fundamental computer architecture principles, with a custom ISA and hardwired control unit.
This project is an academic exercise demonstrating core computer architecture and digital logic design. It is not a commercial product or B2B SaaS offering. The sale of documentation and Logisim files for $5 targets educational or hobbyist markets, not enterprise solutions. While technically impressive for second-year students, its market implications are limited to educational resources. There is no scalable business model or direct solution to a B2B pain point. Future plans for FPGA implementation and DRAM integration suggest continued academic or personal development, not commercialization.
Related Ecosystem & Alternatives
Discover adjacent products, open-source repositories, and developer tools sharing similar technical architecture.
Deep-Dive FAQs
What is We built an 8-bit CPU as 2nd year EE students?
We built an 8-bit CPU as 2nd year EE students is analyzed by our AI as: A student project demonstrating fundamental computer architecture principles, with a custom ISA and hardwired control unit.. It focuses on This project is an academic exercise demonstrating core computer architecture and digital logic design. It is not a commercial product or B2B SaaS ...
Where did We built an 8-bit CPU as 2nd year EE students originate?
Data for We built an 8-bit CPU as 2nd year EE students was aggregated directly from the Hacker News community ecosystem, representing raw developer and early-adopter sentiment.
When was We built an 8-bit CPU as 2nd year EE students publicly launched?
The initial public indexing or launch date for We built an 8-bit CPU as 2nd year EE students within our tracked developer communities was recorded on June 16, 2026.
How popular is We built an 8-bit CPU as 2nd year EE students?
We built an 8-bit CPU as 2nd year EE students has achieved measurable traction, logging over 4 traction score and facilitating 0 recorded discussions or engagements.
Which technical categories define We built an 8-bit CPU as 2nd year EE students?
Based on metadata extraction, We built an 8-bit CPU as 2nd year EE students is categorized under topics such as: 8-bit CPU, Logisim, discrete logic gates, control unit.
What are some commercial alternatives to We built an 8-bit CPU as 2nd year EE students?
Our semantic intelligence engine identifies potential commercial alternatives in the SaaS space, such as Teable 3.0, which offers overlapping value propositions.
How does the creator describe We built an 8-bit CPU as 2nd year EE students?
The original author or development team describes the product as follows: "Hi! me and my friends together built an 8 bit CPU implemented in Logisim purely from scratch. The control unit of this system does not implement the generic microcode ROM or any kind of RAM. This w..."
Community Voice & Feedback
No active discussions extracted yet.
Discovery Source
Hacker News Aggregated via automated community intelligence tracking.
Tech Stack Dependencies
No direct open-source NPM package mentions detected in the product documentation.
Media Tractions & Mentions
No mainstream media stories specifically mentioning this product name have been intercepted yet.
Deep Research & Science
No direct peer-reviewed scientific literature matched with this product's architecture.
SaaS Metrics